View K7B323625M_241757.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

K7B323625M K7B321825M
Document Title
1Mx36 & 2Mx18 Synchronous SRAM
1Mx36 & 2Mx18-Bit Synchronous Burst SRAM
Revision History
Rev. No. 0.0 0.1 0.2 0.3 History 1. Initial draft 1. Add 165FBGA package 1. Update JTAG scan order 1. Change pin out for 165FBGA - x18/x36 ; 11B => from A to NC , 2R ==> from NC to A . 1. Insert pin at JTAG scan order of 165FBGA in connection with pin out change - x18/x36 ; insert Pin ID of 2R to BIT number of 69 1. Add Icc, Isb, Isb1 and Isb2 values. 1. Correct the pin name of 100TQFP. 1. Change the Stand-by current (Isb) Before After Isb - 65 : 100 140 - 75 : 90 130 - 85 : 80 130 Isb1 : 90 110 Isb2 : 80 100 1. Delete the 119BGA and 165FBGA package. 2. Delete the 8.5ns speed bin Draft Date May. 10. 2001 Aug. 29. 2001 Dec. 03. 2001 Feb. 14 . 2002 Remark Advance Preliminary Preliminary Preliminary
0.4
Apr. 20. 2002
Preliminary
0.5 1.0 1.1
May. 10. 2002 Oct. 15. 2002 Oct. 17, 2003
Preliminary Final Final
2.0
Nov. 18, 2003
Final
The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.
-1-
Nov. 2003 Rev 2.0
K7B323625M K7B321825M
1Mx36 & 2Mx18 Synchronous SRAM
32Mb SB/SPB Synchronous SRAM Ordering Information
Org. Part Number Mode VDD Speed SB ; Access Time(ns) SPB ; Cycle Time(MHz) 6.5/7.5ns 250/200/138MHz 6.5/7.5ns 250/200/138MHz PKG Temp
K7B321825M-QC65/75 2Mx18 K7A321800M-QC(I)25/20/14 K7B323625M-Q)C65/75 1Mx36 K7A323600M-QC(I)25/20/14
SB SPB(2E1D) SB SPB(2E1D)
3.3 3.3 3.3 3.3
C ; Commercial Temp.Range Q: 100TQFP I ; Industrial Temp.Range
-2-
Nov. 2003 Rev 2.0
K7B323625M K7B321825M
1Mx36 & 2Mx18 Synchronous SRAM
1Mx36 & 2Mx18-Bit Synchronous Burst SRAM
FEATURES
* Synchronous Operation. * On-Chip Address Counter. * Self-Timed Write Cycle. * On-Chip Address and Control Registers. * 3.3V+0.165V/-0.165V Power Supply. * I/O Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O * 5V Tolerant Inputs Except I/O Pins. * Byte Writable Function. * Global Write Enable Controls a full bus-width write. * Power Down State via ZZ Signal. * LBO Pin allows a choice of either a interleaved burst or a linear burst. * Three Chip Enables for simple depth expansion with No Data Contention only for TQFP. * Asynchronous Output Enable Control. * ADSP , ADSC, ADV Burst Control Pins. * TTL-Level Three-State Output. * 100-TQFP-1420A Package
GENERAL DESCRIPTION
The K7B323625M and K7B321825M are 37,748,736-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System. It is organized as 1M(2M) words of 36(18) bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; G W, B W, LBO, ZZ. Write cycles are internally selftimed and synchronous. Full bus-width write is done by GW, and each byte write is performed by the combination of W Ex and BW when G W is high. And with CS1 high, ADSP is blocked to control signals. Burst cycle can be initiated with either the address status processor(ADSP) or address status cache controller(ADSC) inputs. Subsequent burst addresses are generated internally in the systems burst sequence and are controlled by the burst address advance(ADV) input. LBO pin is DC operated and determines burst sequence(linear or interleaved). ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK. The K7B323625M and K7B321825M are fabricated using SAMSUNGs high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.
FAST ACCESS TIMES
PARAMETER Cycle Time Clock Access Time Output Enable Access Time Symbol tCYC tCD tOE -65 7.5 6.5 3.5 -75 8.5 7.5 3.5 Unit ns ns ns
LOGIC BLOCK DIAGRAM
CLK LBO CONTROL REGISTER ADV ADSC BURST CONTROL LOGIC BURST ADDRESS COUNTER A0~A1 A0~A19 or A0~A20 ADDRESS REGISTER A2~A 19 or A2~A20 A0~A1
1Mx36 , 2Mx18 MEMORY ARRAY
ADSP
CS1 CS2 CS2 GW BW W Ex (x=a,b,c,d or a,b) OE ZZ
DATA-IN REGISTER CONTROL REGISTER
CONTROL LOGIC
OUTPUT BUFFER
DQa0 ~ DQd7 or DQa0 ~ DQb7 DQPa ~ DQPd DQPa,DQPb
-3-
Nov. 2003 Rev 2.0
K7B323625M K7B321825M
PIN CONFIGURATION(TOP VIEW)
1Mx36 & 2Mx18 Synchronous SRAM
A DSC
A DSP
W Ed
W Eb
W Ea
W Ec
A DV 83
CLK
CS1
CS2
CS2
V DD
GW
V SS
BW
OE
A6
A7
A8 82
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
A5
A4
A3
A2
A1
A0
A19
A18
A17
A10
A11
A12
A13
A14
A15
LBO
N.C.
VSS
PIN NAME
SYMBOL A 0 - A19 PIN NAME Address Inputs TQFP PIN NO. SYMBOL VDD VSS N.C. DQa0~a 7 DQb0~b 7 DQc0~c7 DQd0~d 7 DQPa~Pd VDDQ VSSQ PIN NAME Power Supply(+3.3V) Ground No Connect Data Inputs/Outputs TQFP PIN NO. 15,41,65,91 17,40,67,90 14,16,38,66 52,53,56,57,58,59,62,63 68,69,72,73,74,75,78,79 2,3,6,7,8,9,12,13 18,19,22,23,24,25,28,29 51,80,1,30 4,11,20,27,54,61,70,77 5,10,21,26,55,60,71,76 32,33,34,35,36,37,39 42,43,44,45,46,47,48, 49,50,81,82,99,100 ADV Burst Address Advance 83 ADSP Address Status Processor 84 ADSC Address Status Controller 85 CLK Clock 89 CS1 Chip Select 98 CS2 Chip Select 97 CS2 Chip Select 92 WE x(x=a,b,c,d) Byte Write Inputs 93,94,95,96 OE Output Enable 86 GW Global Write Enable 88 BW Byte Write Enable 87 ZZ Power Down Input 64 LBO Burst Mode Control 31
V DD
Output Power Supply (2.5V or 3.3V) Output Ground
Notes : 1. A and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired. 0
A16
50
DQPc DQc 0 DQc 1 VDDQ VSSQ DQc 2 DQc 3 DQc 4 DQc 5 VSSQ VDDQ DQc 6 DQc 7 N.C. VDD N.C. VSS DQd0 DQd1 VDDQ VSSQ DQd2 DQd3 DQd4 DQd5 VSSQ VDDQ DQd6 DQd7 DQPd
81
A9
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
100 Pin TQFP
(20mm x 14mm)
K7B323625M(1Mx36)
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
DQPb DQb7 DQb6 VDDQ VSSQ DQb5 DQb4 DQb3 DQb2 VSSQ VDDQ DQb1 DQb0 VSS N.C. VDD ZZ DQa7 DQa6 VDDQ VSSQ DQa5 DQa4 DQa3 DQa2 VSSQ VDDQ DQa1 DQa0 DQPa
-4-
Nov. 2003 Rev 2.0
K7B323625M K7B321825M
PIN CONFIGURATION(TOP VIEW)
1Mx36 & 2Mx18 Synchronous SRAM
ADS C
ADS P
WEb
WEa
N.C.
N.C.
ADV 83
CLK
CS1
CS2
CS2
VDD
GW
VSS
BW
OE
A6
A7
A8 82
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
81
A9
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
A5
A4
A3
A2
A1
A0
A20
A19
A18
A11
A12
A13
A14
A15
A16
LBO
N.C.
V SS
PIN NAME
SYMBOL A0 - A20 PIN NAME Address Inputs TQFP PIN NO. 32,33,34,35,36,37,39 42,43,44,45,46,47,48, 49,50 80,81,82,99,100 83 84 85 89 98 97 92 93,94 86 88 87 64 31 SYMBOL VDD VSS N.C. PIN NAME Power Supply(+3.3V) Ground No Connect TQFP PIN NO. 15,41,65,91 17,40,67,90 1,2,3,6,7,14,16,25,28,29, 30,38,51,52,53,56,57,66, 75,78,79,95,96 58,59,62,63,68,69,72,73 8,9,12,13,18,19,22,23 74,24 4,11,20,27,54,61,70,77 5,10,21,26,55,60,71,76
ADV ADSP ADSC CLK CS1 CS2 CS2 W Ex(x=a,b) OE GW BW ZZ LBO
Burst Address Advance Address Status Processor Address Status Controller Clock Chip Select Chip Select Chip Select Byte Write Inputs Output Enable Global Write Enable Byte Write Enable Power Down Input Burst Mode Control
VDD
DQa0 ~ a7 DQb0 ~ b7 DQPa, Pb VDDQ VSSQ
Data Inputs/Outputs
Output Power Supply (2.5V or 3.3V) Output Ground
Notes : 1. A0 and A are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired. 1
A17
50
N.C. N.C. N.C. VDDQ VSSQ N.C. N.C. DQb0 DQb1 VSSQ VDDQ DQb2 DQb3 N.C. VDD N.C. VSS DQb4 DQb5 VDDQ VSSQ DQb6 DQb7 DQPb N.C. VSSQ VDDQ N.C. N.C. N.C.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
100 Pin TQFP
(20mm x 14mm)
K7B321825M(2Mx18)
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
A10 N.C. N.C. VDDQ VSSQ N.C. DQPa DQa7 DQa6 VSSQ VDDQ DQa5 DQa4 VSS N.C. VDD ZZ DQa3 DQa2 VDDQ VSSQ DQa1 DQa0 N.C. N.C. VSSQ VDDQ N.C. N.C. N.C.
-5-
Nov. 2003 Rev 2.0
K7B323625M K7B321825M
FUNCTION DESCRIPTION
1Mx36 & 2Mx18 Synchronous SRAM
The K7B323625M and K7B321825M are synchronous SRAM designed to support the burst address accessing sequence of the Power PC based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSC, ADSP and ADV and chip select pins. The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with ADV. When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally. Read cycles are initiated with ADSP(or ADSC) using the new external address clocked into the on-chip address register when both G W and BW are high or when BW is low and WEa, WEb, WEc, and WE d are high. When ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with O E. the data of cell array accessed by the current address are projected to the output pins. Write cycles are also initiated with ADSP(or ADSC) and are differentiated into two kinds of operations; All byte write operation and individual byte write operation. All byte write occurs by enabling G W(independent of BW and WEx.), and individual byte write is performed only when GW is high and BW is low. In K7B163625M, a 512Kx36 organization, W Ea controls DQa0 ~ DQa7 and DQPa, WEb controls DQb0 ~ DQb7 and DQPb, WEc controls DQc0 ~ DQc7 and DQPc and WEd controls DQd0 ~ DQd7 and DQPd. CS1 is used to enable the device and conditions internal use of ADSP and is sampled only when a new external address is loaded. ADV is ignored at the clock edge when ADSP is asserted, but can be sampled on the subsequent clock edges. The address increases internally for the next access of the burst when ADV is sampled low. Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is Low, linear burst sequence is selected. And this pin is High, Interleaved burst sequence is selected.
BURST SEQUENCE TABLE
LBO PIN HIGH First Address Case 1 A1 0 0 1 1 A0 0 1 0 1 A1 0 0 1 1 Case 2 A0 1 0 1 0 A1 1 1 0 0 Case 3 A0 0 1 0 1
(Interleaved Burst)
Case 4 A1 1 1 0 0 A0 1 0 1 0
Fourth Address
BQ TABLE
LBO PIN LOW First Address Case 1 A1 0 0 1 1 A0 0 1 0 1 A1 0 1 1 0 Case 2 A0 1 0 1 0 A1 1 1 0 0 Case 3 A0 0 1 0 1 A1 1 0 0 1
(Linear Burst)
Case 4 A0 1 0 1 0
Fourth Address
Note : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed .
-6-
Nov. 2003 Rev 2.0
K7B323625M K7B321825M
TRUTH TABLES
SYNCHRONOUS TRUTH TABLE
CS1 H L L L L L L L X H X H X H X H CS2 X L X L X H H H X X X X X X X X CS 2 X X H X H L L L X X X X X X X X ADSP ADSC X L L X X L H H H X H X H X H X L X X L L X L L H H H H H H H H ADV X X X X X X X X L L L L H H H H WRITE X X X X X X L H H H L L H H L L
1Mx36 & 2Mx18 Synchronous SRAM
CLK
ADDRESS ACCESSED N/A N/A N/A N/A N/A External Address External Address External Address Next Address Next Address Next Address Next Address Current Address Current Address Current Address Current Address
OPERATION Not Selected Not Selected Not Selected Not Selected Not Selected Begin Burst Read Cycle Begin Burst Write Cycle Begin Burst Read Cycle Continue Burst Read Cycle Continue Burst Read Cycle Continue Burst Write Cycle Continue Burst Write Cycle Suspend Burst Read Cycle Suspend Burst Read Cycle Suspend Burst Write Cycle Suspend Burst Write Cycle
Notes : 1. X means "Don t Care".
2. The rising edge of clock is symbolized by .
3. WRITE = L means Write operation in WRITE TRUTH TABLE. WRITE = H means Read operation in WRITE TRUTH TABLE. 4. Operation finally depends on status of asynchronous input pins(ZZ and OE ).
WRITE TRUTH TABLE( x36)
GW H H H H H H L BW H L L L L L X WEa X H L H H L X WEb X H H L H L X WEc X H H H L L X WE d X H H H L L X OPERATION READ READ WRITE BYTE a WRITE BYTE b WRITE BYTE c and d WRITE ALL BYTEs WRITE ALL BYTEs
Notes : 1. X means "Dont Care". 2. All inputs in this table must meet setup and hold time around the rising edge of CLK().
WRITE TRUTH TABLE(x18)
GW H H H H H L BW H L L L L X WEa X H L H L X WEb X H H L L X OPERATION READ READ WRITE BYTE a WRITE BYTE b WRITE ALL BYTEs WRITE ALL BYTEs
Notes : 1. X means "Dont Care". 2. All inputs in this table must meet setup and hold time around the rising edge of CLK( ).
-7-
Nov. 2003 Rev 2.0
K7B323625M K7B321825M
ASYNCHRONOUS TRUTH TABLE
Operation Sleep Mode Read Write Deselected ZZ H L L L L OE X L H X X I/O STATUS High-Z DQ High-Z Din, High-Z High-Z
1Mx36 & 2Mx18 Synchronous SRAM
Notes 1. X means "Dont Care". 2. ZZ pin is pulled down internally 3. For write cycles that following read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur. 4. Sleep Mode means power down state of which stand-by current does not depend on cycle time. 5. Deselected means power down state of which stand-by current depends on cycle time.
ABSOLUTE MAXIMUM RATINGS*
PARAMETER Voltage on VDD Supply Relative to VSS Voltage on VDDQ Supply Relative to VSS Voltage on Input Pin Relative to VSS Voltage on I/O Pin Relative to VSS Power Dissipation Storage Temperature Operating Temperature Storage Temperature Range Under Bias SYMBOL VDD VDDQ V IN VIO PD TSTG TOPR TBIAS RATING -0.3 to 4.6 VDD -0.3 to VDD+0.3 -0.3 to VDDQ +0.3 1.6 -65 to 150 0 to 70 -10 to 85 UNIT V V V V W C C C
*Notes : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
OPERATING CONDITIONS at 3.3V I/O(0C TA 70C)
PARAMETER Supply Voltage Ground SYMBOL VDD VDDQ VSS MIN 3.135 3.135 0 Typ. 3.3 3.3 0 MAX 3.465 3.465 0 UNIT V V V
OPERATING CONDITIONS at 2.5V I/O(0C TA 70C)
PARAMETER Supply Voltage Ground SYMBOL VDD VDDQ VSS MIN 3.135 2.375 0 Typ. 3.3 2.5 0 MAX 3.465 2.9 0 UNIT V V V
CAPACITANCE*(TA=25C, f=1MHz)
PARAMETER Input Capacitance Output Capacitance
*Note : Sampled not 100% tested.
SYMBOL CIN COUT
TEST CONDITION VIN=0V VOUT=0V
MIN -
MAX 5 7
UNIT pF pF
-8-
Nov. 2003 Rev 2.0
K7B323625M K7B321825M
1Mx36 & 2Mx18 Synchronous SRAM
DC ELECTRICAL CHARACTERISTICS(VDD=3.3V+0.165V/-0.165V, TA=0C to +70C)
Parameter Input Leakage Current(except ZZ) Output Leakage Current Operating Current Symbol IIL IOL ICC Test Conditions VDD=Max ; VIN=VSS to V DD Output Disabled, Vout=V SS to VDDQ Device Selected, IOUT=0mA, ZZV IL , Cycle Time tCYC Min Device deselected, IOUT=0mA, ISB ZZV IL, f=Max, All Inputs 0.2V or VDD-0.2V Device deselected, IOUT=0mA, Standby Current ISB1 ZZ0.2V, f=0, All Inputs=fixed (VDD-0.2V or Device deselected, IOUT=0mA, ISB2 ZZVDD-0.2V, f=Max, All Inputs V IL or VIH Output Low Voltage(3.3V I/O) Output High Voltage(3.3V I/O) Output Low Voltage(2.5V I/O) Output High Voltage(2.5V I/O) Input Low Voltage(3.3V I/O) Input High Voltage(3.3V I/O) Input Low Voltage(2.5V I/O) Input High Voltage(2.5V I/O) VOL VOH VOL VOH VIL VIH VIL VIH IOL=8.0mA IOH=-4.0mA IOL=1.0mA IOH=-1.0mA 2.4 2.0 -0.3* 2.0 -0.3* 1.7 0.4 0.4 0.8 VDD+0.3** 0.7 VDD+0.3** V V V V V V V V 3 3 100 mA 110 mA -65 -75 -65 -75 Min -2 -2 Max +2 +2 310 290 140 130 mA Unit A A mA 1,2 Notes
Notes : 1. Reference AC Operating Conditions and Characteristics for input and timing. 2. Data states are all zero. 3. In Case of I/O Pins, the Max. VIH=VDDQ +0.3V
VIH
VSS
VSS-1.0V 20% tCYC (MIN)
TEST CONDITIONS
(VDD=3.3V+0.165V/-0.165V,VDDQ =3.3V+0.165/-0.165V or VDD=3.3V+0.165V/-0.165V,VDDQ=2.5V+0.4V/-0.125V, TA=0to70C)
PARAMETER Input Pulse Level(for 3.3V I/O) Input Pulse Level(for 2.5V I/O) Input Rise and Fall Time(Measured at 20% to 80% for 3.3V I/O) Input Rise and Fall Time(Measured at 20% to 80% for 2.5V I/O) Input and Output Timing Reference Levels for 3.3V I/O Input and Output Timing Reference Levels for 2.5V I/O Output Load VALUE 0 to 3.0V 0 to 2.5V 1.0V/ns 1.0V/ns 1.5V VDDQ/2 See Fig. 1
-9-
Nov. 2003 Rev 2.0
K7B323625M K7B321825M
Output Load(A)
1Mx36 & 2Mx18 Synchronous SRAM
Output Load(B), (for tLZC, tLZOE, tHZOE & tHZC) RL=50 30pF* VL=1.5V for 3.3V I/O VDDQ/2 for 2.5V I/O Dout 353 / 1538 +3.3V for 3.3V I/O /+2.5V for 2.5V I/O 319 / 1667
Dout
Zo=50
5pF*
* Including Scope and Jig Capacitance Fig. 1
AC TIMING CHARACTERISTICS(VDD=3.3V+0.165V/-0.165V, TA=0C to +70C)
-65 PARAMETER Cycle Time Clock Access Time Output Enable to Data Valid Clock High to Output Low-Z Output Hold from Clock High Output Enable Low to Output Low-Z Output Enable High to Output High-Z Clock High to Output High-Z Clock High Pulse Width Clock Low Pulse Width Address Setup to Clock High Address Status Setup to Clock High Data Setup to Clock High Write Setup to Clock High (GW , BW , WEX) Address Advance Setup to Clock High Chip Select Setup to Clock High Address Hold from Clock High Address Status Hold from Clock High Data Hold from Clock High Write Hold from Clock High (G W, BW, WEX) Address Advance Hold from Clock High Chip Select Hold from Clock High ZZ High to Power Down ZZ Low to Power Up SYMBOL tCYC tCD tOE tLZC tOH tLZOE tHZOE tHZC tCH tCL tAS tSS tDS tWS tADVS tCSS tAH tSH tDH tWH tADVH tCSH tPDS tPUS MIN 7.5 2.5 2.5 0 2.2 2.2 1.5 1.5 1.5 1.5 1.5 1.5 0.5 0.5 0.5 0.5 0.5 0.5 2 2 MAX 6.5 3.5 3.5 3.8 MIN 8.5 2.5 2.5 0 2.5 2.5 2.0 2.0 2.0 2.0 2.0 2.0 0.5 0.5 0.5 0.5 0.5 0.5 2 2 -75 MAX 7.5 3.5 3.5 4.0 UNIT ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns cycle cycle
Notes : 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected. 2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled. 3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.
- 10 -
Nov. 2003 Rev 2.0
TIMING WAVEFORM OF READ CYCLE
tCH tCL
CLOCK
tCYC
K7B323625M K7B321825M
tSS
tSH
ADSP
tSS tSH
ADSC
BURST CONTINUED WITH NEW BASE ADDRESS
tAS A2 tWH A3
tAH
ADDRESS
A1
tWS
- 11 tADVH
(ADV INSERTS WAIT STATE)
WRITE
tCSS
tCSH
CS
tADVS
ADV
OE
tHZOE tCD tOH Q2-1 Q2-2 Q 2-3 Q2-4 Q3-1 Q 3-2 Q3-3 tHZC Q3-4
tOE
tLZOE
Data Out
Q1-1
NOTES : WRITE = L mea ns GW = L, or GW = H, B W = L, WEx.= L Dont Care Undefined CS = L means CS1 = L, CS2 = H and CS 2 = L CS = H mean s CS1 = H, or CS1 = L and CS2 = H, or CS1 = L , and CS2 = L
1Mx36 & 2Mx18 Synchronous SRAM
Nov. 2003 Rev 2.0
TIMING WAVEFORM OF WRTE CYCLE
tCH tCL
CLOCK
tCYC
K7B323625M K7B321825M
tSS
tSH
ADSP
tSS tSH
ADSC
(ADSC EXTENDED BURST)
tAS A2 A3
tAH
ADDRESS
A1
tWS
tWH
WRITE
- 12 (ADV SUSPENDS BURST)
tCSS
tCSH
CS
tADVS tADVH
ADV
OE
tDS D1-1 D2-1 D2-2 D2-2 D2-3 D2-4 D3-1 D3-2 tDH D3-3 D3-4
Data In
tLZOE
1Mx36 & 2Mx18 Synchronous SRAM
Nov. 2003 Rev 2.0
Data Out
Q0-3
Q 0-4
Dont Care Unde fine d
TIMING WAVEFORM OF COMBINATION READ/WRTE CYCLE(ADSP CONTROLLED, ADSC=HIGH)
tCH tCL
CLOCK
tCYC
K7B323625M K7B321825M
tSS
tSH
ADSP tAS
tAH A2 A3 tWS tWH
ADDRESS
A1
WRITE
- 13 tADVS tADVH tDS D2-1 tOE tHZOE tLZOE Q1-1 Q3-1 Q 3-2 tDH
CS
ADV
OE
Data In
tHZC
tCD tLZC
tOH
Data Out
Q3-3
Q3-4
1Mx36 & 2Mx18 Synchronous SRAM
Dont Care Unde fine d
Nov. 2003 Rev 2.0
TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSC CONTROLLED, ADSP=HIGH)
tCH tCL
CLOCK
tCYC
K7B323625M K7B321825M
tSS
tSH
ADSC
tWS tWH A8 A9 A3 tWS tWH A4 A5 A6 A7
ADDRESS
A1
A2
WRITE
tCSS
tCSH
CS
- 14 tHZOE Q 2-1 Q3-1 Q4-1 tDS D5-1 D6-1 tDH
ADV
OE
tCD Q8-1 tOH Q9-1
tOE
tLZOE
Data Out
Q1-1
Data In
D7-1
Dont Care Unde fine d
1Mx36 & 2Mx18 Synchronous SRAM
Nov. 2003 Rev 2.0
TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSP CONTROLLED, ADSC=HIGH)
tCH tCL
CLOCK
tCYC
K7B323625M K7B321825M
tSS
tSH
ADSP
tAS A3 A4 A5 A6 A7 A8 tAH A9
ADDRESS
A1
A2
WRITE
tCSS
tCSH
- 15 tHZOE Q2-1 Q 3-1 Q4-1 tDS D5-1 D6-1 tDH
CS
ADV
OE
tCD Q8-1 tOH Q9-1
tOE
tLZOE
Data Out
Q1-1
Data In
D7-1
1Mx36 & 2Mx18 Synchronous SRAM
Dont Care Unde fine d
Nov. 2003 Rev 2.0
TIMING WAVEFORM OF POWER DOWN CYCLE
tCH tCL
CLOCK
tCYC
tSS
tSH
K7B323625M K7B321825M
ADSP
ADSC
tAS A2
tAH
ADDRESS
A1
tWS
tWH
WRITE
tCSS
tCSH
- 16 tHZC tPDS
ZZ Setup Cycle Sleep State
CS
ADV
OE
tOE D2-1 tHZOE D2-2
tLZOE
Data In
Data Out
Q1-1 tPUS
ZZ Recovery Cycle Normal Operation Mode
ZZ
1Mx36 & 2Mx18 Synchronous SRAM
Dont Care Unde fine d
Nov. 2003 Rev 2.0
K7B323625M K7B321825M
APPLICATION INFORMATION
DEPTH EXPANSION
1Mx36 & 2Mx18 Synchronous SRAM
The Samsung 1Mx36 Synchronous Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 1M depth to 2M depth without extra logic. Data Address A[0:20] A[20] A[0:19] I/O[0:71] A[20] A[0:19]
CLK
Address Data CS2 CS2 CLK
Address Data CS2 CS2
Microprocessor
Address CLK Cache Controller
ADSC WEx OE CS1 ADV
1Mx36 SB SRAM (Bank 0)
CLK ADSC WEx OE CS1
1Mx36 SB SRAM (Bank 1)
ADSP
ADV
ADSP
ADS
INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing) (ADSP CONTROLLED , ADSC=HIGH)
CLOCK
tSS tSH
ADSP
tAS tAH A2 tWS tWH
ADDRESS [0:n] WRITE
A1
tCSS
tCSH
CS1
Bank 0 is selected by CS2, and Bank 1 deselected by CS2
An+1
tADVS tADVH
Bank 0 is deselected by CS2, and Bank 1 selected by CS2
ADV
OE
tOE tHZC Q1-1 Q1-2 Q1-3 Q1-4 tCD tLZC Q2-1
*Notes : n = 14 32K depth , 16 128K depth , 18 512K depth , 15 64K depth 17 256K depth 19 1M depth
Data Out (Bank 0) Data Out (Bank 1)
tLZOE
Q2-2
Q2-3
Q2-4
Dont Care Undefined
- 17 -
Nov. 2003 Rev 2.0
K7B323625M K7B321825M
APPLICATION INFORMATION
DEPTH EXPANSION
1Mx36 & 2Mx18 Synchronous SRAM
The Samsung 2Mx18 Synchronous Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 2M depth to 4M depth without extra logic. Data Address A[0:21] A[21] A[0:20] I/O[0:71] A[21] A[0:20]
CLK
Address Data CS2 CS2
Address Data CS2 CS2
Microprocessor
Address CLK Cache Controller
CLK ADSC WEx
2Mx18 SB SRAM (Bank 0)
CLK ADSC WEx OE CS1
2Mx18 SB SRAM (Bank 1)
OE CS1 ADV ADSP
ADV
ADSP
ADS
INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing) (ADSP CONTROLLED , ADSC=HIGH)
CLOCK
tSS tSH
ADSP
tAS tAH A2 tWS tWH
ADDRESS [0:n] WRITE
A1
tCSS
tCSH
CS1
Bank 0 is selected by CS2, and Bank 1 deselected by CS2
An+1
tADVS tADVH
Bank 0 is deselected by CS2, and Bank 1 selected by CS2
ADV
OE
tOE tHZC Q1-1 Q1-2 Q1-3 Q1-4 tCD tLZC Q2-1
*Notes : n = 14 16 18 20 32K depth , 128K depth , 512K depth , 2M depth 15 64K depth 17 256K depth 19 1M depth
Data Out (Bank 0) Data Out (Bank 1)
tLZOE
Q2-2
Q2-3
Q2-4
Dont Care Undefined
- 18 -
Nov. 2003 Rev 2.0
K7B323625M K7B321825M
PACKAGE DIMENSIONS
100-TQFP-1420A
22.00 20.00
0.30 0.20
1Mx36 & 2Mx18 Synchronous SRAM
Units ; millimeters/Inches
0~8
0.10 0.127 + 0.05 -
16.00
0.30
14.00 0.20
0.10 MAX
(0.83) 0.50 #1 0.65 0.30 0.10 0.10 MAX (0.58)
0.10
1.40 0.50 0.10
0.10
1.60 MAX
0.05 MIN
- 19 -
Nov. 2003 Rev 2.0

▲Up To Search▲

Price & Availability of K7B323625M

	To Download K7B323625M Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .